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The silicon controlled rectifier have been put into use only since
1957. Because of its many advantages over the existing devices such as
Thyratrons, magnetic amplifiers, vacuum tubes, power transistors, etc.,
the SCR has replaced the above devices in many military, industrial as well
as commercial applications.
This paper is divided into three chapters. The theory of transistors
with particular application to the SCR is discussed briefly in Chapter I.
- An analysis of the parallel inverter SCR is given in Chapter II.
- An experimental circuit design with data and results is given in
Chapter III.
The author wishes to express his thanks to the technicians of the
U. S. Naval Postgraduate School Electrical Engineering and photographic
laboratories for their assistance in constructing the circuit and photo-
graphing different results of the experimental set up.
He especially wishes to extend his appreciation and gratitude to
Professor William Conley Smith of the Department of Electrical Engineering
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CHAPTER ONE
THE SILICON CONTROLLED RECTIFIER OPERATION
1,1 Introduction,
The Silicon controlled Rectifier (SCR) is a P-N-P-N semi-conductor
device with three external leads: one is at the end P region which is
called the anode, another is at the end N region called the cathode and
the last one is at the P region in the center called the gate. (See Fig-
ure 1. 1 below)
.
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Fig. 1.1 An P-N-P-N controlled rectifier
The device has three regions of operation:
The device is "off" when there is a reverse voltage, i.e., when its
cathode is made more positive than its anode. "Off" condition of the SCR
means that there is very little current flowing through, i.e., the SCR is
not conducting.
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The device Is still In the "off" condition when a forward voltage
smaller than Its breakover forward voltage, Is applied at Its terminals
(anode and cathode).
However when a forward voltage Is applied at Its terminals and a
small positive current pulse Is Injected Into the gate, then the SCR Is
switched on_, and current flow from anode to cathode is limited only by
the external impedance.
Once the device has switched "on", 1. e., to the low impedance state,
the trigger (current pulse from the gate) may be removed and the device
will remain "on".
To turn "off" the SCR, we have to reduce the anode to cathode cur-
rent by applying a reverse voltage to its terminals, or in low power
SCR' 8, by applying a negative current pulse from the gate to cathode ter-
minals.
As the SCR is a P-N-P-N semi-conductor device, in order to under-
stand its operation, the best way is to investigate the P-N junction,
the N-P-N transistor and finally the P-N-P-N controlled rectifier devices.
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1.2 The P-N Junction.
A P-N junction is made by growing a single semi-conductor crystal
part of which is N-type and part P-type.
The N-type is a crystal lattice semi-conductor when doped with a donnor
impurity such as elements in the fifth column of the periodic table, like
arsenic, antimony and phosphorus; they are called donnor impurities be-
cause they can donate an extra electron to the crystal.
On the other hand the P-type is a crystal lattice semi-conductor when
doped with an acceptor impurity like aluminum, gallium or indium; they are
called acceptors because they can accept free electrons from the semi-con-
ductor crystal.
The boundary inside the crystal between the P- and N- regions is
called a P-N junction. A P-N junction must be fabricated as a single
crystal in order for the junction to have interesting electrical properties.
In a P-N junction at thermal equilibrium, when the temperature is
high enough, the excess electrons from the donnor impurity atoms are in
conduction band and the excess holes from the acceptor impurity atoms are
in the valence band. (See Fig. 1.2).
Figure 1.2 shows the crystals before contact. Since they are identi-
cal except for impurity content, the bands occur at the same energies in
each crystal and the Fermi-levels /I/ are not aligned.
When the crystals are joined, electrons spill over from the higher
level of the N side to the P side and holes spill the other way. (See Fig.
1.3).
The diffusion of electrons and holes stops when the Fermi-levels are
lined up. Figure 1.4 represents the equilibrium situation when there is
no bias voltage across the device, i.e., there is no net current flowing
across the junction.
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Fig. 1-4 P-N junction, no bias voltage
.i..
©) e €) <£> -ti
CONtOCT/cJN 6AWi>
-(^ @ © €>
VALE Wee 6/t(v/J>
Fig. 1-4 bis P-N junction forwarded biased
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The excess positive charges that accumulate on the N-slde and the
negative charges that accumulate on the P-side reside on the surface of
the crystals and on both sides of the junction. The double layer of charge
at the junction consists of negative acceptor ions on the P-side and posi-
tive donnors on the N-side. This double charge layer region is called the
depletion layer and is responsible for the depletion layer capacitance which
can be approximated by the following formula /I/:
where i^Ap : depletion layer capacitance in farads
\^ '. relative dielectric constant of the semi-conductor
in farads/meters
£^ : dielectric constant for free space in farads/meters,
/^ : junction area in square meters
^P/^n' thickness of the depletion layer on the P and N-
' sides in meters.
This capacitance is an important factor in the operation of the solid-
state parameter amplifier and can be a limiting factor in the high fre-
quency performance of a transistor.
The total width of the depletion layer ol^4cl.
,
in the case of an
abrupt junction is:
where V^^ is the potential across the depletion layer, fV- , \^/f^









is the charge of an electron In coulomb.
Equation (1-2) shows that the width of the depletion layer increases
as the junction becomes more reverse biased ( N/^ increased).
If we apply a voltage across the terminals of the P-N device, the
energy level on the two sides will all shift relative to one another by
the amount CIV . (See Fig.l-3bis) . The direction of the shift depends on
the polarity of the applied voltage. If the device is forward biased, i.e.,
when the P-side is made positive and the N-side negative, the applied volt-
age will reduce the excess negative charge on the P-side, raise the poten-
tial and therefore lower the potential energy of electrons. At the same
time the applied voltage reduces the excess positive charge in the N-side,
the potential is lowered and the potential energy is raised, the Fermi-
level on the N-side is raised above the Fermi-level on the P-side, there-
fore electrons can flow from the N-side to the P-side. This flow of elec-
trons will make possible recombination with the majority carriers, holes,
in the P-side. The recombination component of current is given by /2/;
See Fig. 1-5:
-I- 2
where J : total junction current density in amp/cm /
-r 2Jp : current density due to holes in amp/cm /
2
J- : current density due to electrons in amp/cm /
charge of an electron or hole in coulomb
2
^p : diffusion constant for holes in cm /sec
2
1) : diffusion constant for electrons in cm /sec
^^
p. : holes density in N-region in 1/cm /
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electrons density in P-region in l/cm /
diffusion length for electrons in cm
diffusion length for holes in cm
^ , , jouleBoltzman constant in '^—i ; sr;—
molecule K
absolute temperature in degree Kelvin
The first part of equation (1-3) is a constant for a given device







where ^t total junction current in amperes
reverse saturation current in amperes
applied voltage across the P-N device, positive
for forward bias and negative for reverse bias
voltage.
If applied voltage is connected as reverse biasing, that is, positive
at the N-side and negative at the P-side, this will raise the energy levels
on the P-side and lower them on the N-side. However, since there are very
few electrons in the conduction band on the P-side which are available to
spill over, the electron current is very small. Also there are very few
holes, spilling over from the N-side to the P-side,
10
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1.3 The N-P-N Transistor.
The N-P-N transistor is a solid-state device that contains two P-N
junctions in a single crystal structure as shown in Figure 1-6 below:
N N




Fig. 1-6 N-P-N Transistor.
The ends of a transistor sandwich known as the emitter and collector,
are heavily doped with impurity atoms. The middle of the sandwich, known
as the base, is thin and contains a relatively small concentration of im-
purity atoms. In the N-P-N type transistor, most of the current is car-
ried by electrons, and in the P-N-P type transistor, most of the current is
carried by holes.
In normal operation of a transistor, the emitter base junction is usual-
ly forward biased and the collector junction is reverse biased.
Figure 1-7 shows an N-P-N transistor with no bias voltage. With no
bias voltage, the sum of the recombination current and the thermal current
































Fig. 1-7 N-P-N transistotj no bias voltage
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Figure 1-8 shows an N-P-N transistor with normal bias voltage.
As previously stated in the normal operation the junction between the
emitter and base region is forward biased ( VC„ > ) and that between the
collector and base is reverse biased ( V(^a<0) as shown in Fig. 1-6, con-
duction electrons spill over from the N-type emitter into the P-type base
region. The equations for the currents at each junction are as follows /3/,
74/
:
I^ = ^cs I ^ -'J - c^/v^ -Lei> \^ ^
-'J (1.5)
where T^^ I^^^ : are the emitter and collector saturation current
similar to in equation (1-4).
o<^^ : the normal current gain
d , : the inverted current gain (with the emitter and
^v
collector interchanged)
V^i2 ^ . are defined in Fig. (1-6)
Equations (1-5) and (1-6) above show that the current flow across each
junction is composed of two parts, one due to majority carrier flow due to
the forward bias voltage and the other due to the portion of the injected
current collected at the collector junction.
Equations (1-5) and (1-6) can be modified as follows /3/:
C (1-7)le- ^eo(e ^ -i) -^^ ^
Ic - "^co (^ € -iy ~-o(,^re (1-8)
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It can also be shown that, for low level operation /4/,
"^^
-e^ - "^^ -^^ (1-11)
The above developments are solved for a common base transistor where
the base terminal is common to both the input and output circuits as
shown on Figure 1-6.
When the emitter is common to both the input and output as shown on





-C is the current flowing into the collector and -^ is the
current flowing into the base.
There are three normal regions of operation for all transistors.
Region I is called the cut-off region because both junctions are
reverse biased, that is Vj-^and ^p a are negative.
Region II is called linear region of operation because the emitter to
base junction is forward biased, V^
^^ > O , while the collector to base
junction is reverse biased, Vj^a y r\
15
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Fig. 1-9 Common emitter N-P-N transistor switch
t 1 1 ->
15a
#1^
Region III is called the saturated region because both junctions are
forwarded biased, ^c(^ and Vgg^ are both positive.
The current flowing from collector to emitter in region I is small,
the equation of that current can be obtained by substituting Vf 9, <
and Vjeji^i^ into equations (1-12 and 1-13) so that the exponential
terms can be neglected, and remembering that :
'^rt^~es - '^^ -^5. (from Equation 1-11)
then: /3/ -<^ - {^^ ^^ ) ^cs (1.14)
Equation (1-14) shows that the collector current is very small, under
these conditions, most of the collector bias battery voltage ^cc
appears on the transistor from collector to emitter.
In region II, "g(^ > ^ I/cp, <. O substituting these conditions
into equations (1-12) and (1-13), we obtain the following expression for




Neglecting the ^CO term, the collector current is proportional to
the base cui rent and hence the load voltage ( -c ^l. ) is proportional
Now let fL ~ ^
to the base current. This is why region II is called the linear region.
'-<X/w (1-16)
We see that when
^rY\y = ^^yS for example, p Z ^ ^ , this means
that the base current need be only 2.5 % of the collector current. 3 is
i
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In region III, both Vg_a and ^^-g^ are positive. This gives the
following expression for \^r > from equations (1-12) and (1-13) /3/:
^C£^~T^('-^0 (1-17)
f
Equation (1-17) assumes that the base current is sufficient to cause
the transistor to be well into the saturated region. This means that al-
most the entire collector bias voltage ( V^-^ ) appears across the load
resistor. The collector current then is limited only by the load resistance,
17
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1.4 The P-N-P-N Controlled Rectifier.
The current and voltage equations for a P-N-P-N controlled recifier
can be determined by a similar method used for the P-N junction and N-P-N
transistor. The current and voltage at different junctions are defined ac-
cording to Fig. I-IO:
The equations for the junction currents are /5/, /6/, and /7/:





,y» : normal alpha with junction one emitting and
junction two collecting.
<^
j L : inverted alpha with junction two emitting and
junction one collecting.
^Z^yu • normal alpha with junction three emitting and
junction two collecting.






Ic,^ are the saturation currents for junctions one, two
and three in amperes
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carriers, holes, crossing junction one, the second term is due to the
minority carriers crossing junction one, the third term is due to the
holes injected at junction two diffusing through the N-region and cross-
ing junction one, the last term is due to the minority carriers from
junction two diffusing through the N-region and crossing junction one.
The current flowing through junction three also has four terms as shovm
on equation (1-20), but the current flowing through junction two has six
terms because of current flow from both junctions one and three.
The junction voltage can be solved in terms of the junction currents
given by equations (1-18), (1-19) and (1-20) to give /5/, /6/ and /?/:
V,-





.3 Lh + I ( (1-23)
^ i hiil-^r.^xu -^^^ ^^.it )
Fig. I -10 enables us to write:
Ic^ - J, r ^2 (1-24)
^C ; ^3 (1-25)
where - 1= anode current in amps
-C C cathode current in amps
(1-26)




Because of the complexity of the equations (1-18) through (1-23)
the volt-ampere characteristics of the SCR will be divided into three regions
of operation: I, II and III.
I. 4a P-N-P-N Controlled Rectifier, Region I
Region I or the reverse blocking state of the SCR occurs when its
anode is made negative and cathode positive, thus ^A<. ^ ^»
From Figure I- 10 we can see that in Region I, junctions one and three
are reverse biased, and junction two is forward biased. From our previous
investigation on the P-N junction, we can conclude that the device will
allow a very small leakage current flowing from the cathode to anode.
Now if, V, y^^ p as in the reverse biasing V, <1 » then
e -\ 2 -\ J ii ^Z» P> , then e * "^ { ^f € ^^ V, > O
(forward biasing)
Similarly d' _} '^—1
Now substituting the above approximated values into equations (1-18),
(1-19) and (1-20) at the same time, using equations (1-24), (1-25) and
(1-26), we obtain:
(1-27)
Equation (1-27) shows that in region I, the anode current is negative,
it is proportional to the saturation current across junction one (equal to
a fraction of it), this current also depends on the value of the gate cur-
rent. It increases with the gate current which gives the increasing tempera-
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limit the gate current during the reverse blocking state of the SCR. The
amount of the reverse leakage current -^c^ , region I, is about 10 mil-
] iamperes in present devices /&/
,
Figure 1-11 shows the energy diagram of the SCR in region I.
I. 4b P-N-P-N Controlled Rectifier, Region II.
Region II or the forward blocking state of the SCR occurs when its
anode is made positive and its cathode negative. From Fig. I-IO we see
that in region II, junctions one and three are forward biased, and junc-
tion 2 is reverse biased. Again because of the reverse bias of junction
two, the device will pass little current. Considering for the moment that
there is no gate current, if we increase the applied voltage from anode to
cathode, the accelerating voltage for minority carriers crossing over junc-
tion two will increase, so also will the width of the depletion layer at
junction two (See Equation (1-2)),
As the minority carriers are accelerated across junction two they col-
lide with the fixed atoms of the crystal so that under high enough acceler-
ating voltage, secondary emission of minority carriers might occur, thus in-
creasing the number of majority carriers in order to keep the balance of
charge. Increasing the number of majority carriers crossing junction two is
equivalent to increasing the alpha. Thus, further increase of applied volt-
age can result in an avalanche break down of the junction, the device is then
switched from the forward blockingstate, region II, to the high conduction
state, region III, in which the anode to cathode current is limited only by
external impedance. The value of the applied voltage at which avalanche
breakdown occurs is called the forward breakover voltage which is generally
equal or slightly greater than the reverse avalanche breakdown voltage.
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The gate lead of the SCR allows the injection of minority carriers
into the gate, independent of the value of the positive anode to cathode
voltage, this is the very practical way to switch the SCR from region II to
region III, i.e., by triggering pulse current into the gate.
The time required to switch from region II to region III, the"turn-on"
time, is about 1 to 3 microseconds for actual SCR.
As before, assume ^, » f^ , V_^ V> [3 and V, » /^ , as X >(J
Vi, > J
,




With these assumptions, equations (1-18) through (1-26) can be used to
solve for the anode current to give:
a.'(^fM^ Z - -5. / '— '± -^^^^-4( ^ Ir, /_rVi!k
C




From the above equation, we can see that the anode current in region
II has a positive value which is equal to a fraction of the saturation cur-
rent of junction two, Is^
,
it also depends on the value of the gate
current, and increases with it. The value of the forward leakage current
is in the order of 10 milliamperes in actual SCR.
The energy diagram of the SCR in region II is shown on Fig. 1-12.
I. 4c P-N-P-N Controlled Rectifier Region III.
In this region all three junctions are forward biased, so that the anode
current is limited only by external impedance.
Again assuming S>?/3 , V;^ S> .(S , ^:, >> g , now V, , V^ and V3
are all positive so that:
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If cV^^ ^ o<^^ >) , (1-29) can be simplified as follows /5/:
( I is? -a
Vac - A ^^^ -z. f— ,' —7 (1-30)
If
-Si - ^^2 - -^3 , then (1-29) can be simplified further as
follows:
Equation (1-31) can be compared with equation 0--^) of ^ single for-
ward biased rectifier after we put it in a more simple form:
Vac - i La — (1-32)
From the above equation, we can see that the voltage drop across the
SCR when it conducts, is proportional to the natural log of the anode cur-
rent, which increases only slightly for a large increase of anode current.
The energy diagram of the SCR in region III is shown in Fig. 1-13.
As previously stated, once the SCR is in the "on" condition, it does
not need the gate current anymore to keep it "on". To switch the SCR back
to its blocking state, we can use one of the following methods:
a) By reducing the anode current to a value below its holding
current. The value of the holding current is determined as the condition
26
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when the sum of the alphas, '\^ "• ^p > ^^ again less than unity which means
that the device is switched from region III to region II.
b) By applying a reverse voltage across the SCR. This automatical
ly switches the device to region I as previously discussed.
c) By increasing the holding current. This method is used only
in small devices.
The time required for the device to switch from the conducting (Region
III) to the blocking region (Region II) is called the "turn off" time.
This is one of the most important parameter in any design circuit, so
that we will discuss it in the following paragraphs.
The three regions of operation of the device are shown in Figure 1-14,
Fig. 1-15 shows the effects of increasing gate currents on SCR characteris-
tics.
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1,5 The Turn Off Time of the SCR.
The turn off time of the SCR is defined as the time interval required
for the cell to regain its forward blocking state after forward conduction.
This time is measured from the point where the forward current reaches zero
to the time of reapplication of forward voltage.
When the SCR is in the conduction state > each of the three junctions
are in a condition of forward bias and the two base regions, the center P
and N layers, are heavily saturated with holes and electrons (stored charges)
To turn off the SCR in a minimum time it is necessary to apply a re-
verse voltage. When the reverse voltage is appliedj the holes and elec-
trons in the vicinity of the two end junctions (J", » J5 ) (See Fig. 1-16)
will diffuse to these junctions and result in a reverse current in the
external circuit. The voltage across the SCR will remain at about +0.7
volt while an appreciable reverse current builds up.
After the holes and electrons in the vicinity of ^1 and ^3 have been
removed, the reverse current will cease and the junctions J} and J2,
will assume a blocking state. The reverse voltage across the SCR will then
increase to a value determined by the external circuit.
Recovery of the SCR is not complete, however, since a high concentra-
tion of holes and electrons would still exist in the vicinity of the center
region ( ^^ ). This concentration decreases by the process of recombina-
tion in a manner which is largely independent of the external bias condi-
tion.
After the hole and electron concentration at ^ has decreased to a
low value, T^ will regain its blocking state and a forward voltage (less
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Fig. 1-16 P-N-P-N junctibn configuration
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causing it to turn on. The turn-off time depends on the following factors:
(1) Junction temperature
(2) Level of forward current immediately prior to turn-off
4nd its rate of decay
(3) Magnitude of hole storage reverse current permitted to
flow upon application of inverse voltage and its rate of
rise.
(4) Level of inverse voltage immediately prior to reapplication
of forward blocking voltage.
(5) Magnitude of reapplied forward blocking voltage following
turn-off, and its rate of rise.
T.5a Effect of Junction Temperature and Forward Current.
Figure 1-17 shows that the variation of turn-off time with junction
temperature and forward current.
From Fig. 1-17 we see that at a constant junction temperature, the
turn-off time increases with the increasing forward current, the rate of
increase is about one microsecond per four amperes. Also at a constant
forward current prior to turn-off, the turn-off time increases with the
increasing junction temperature, the rate of increase is about one micro-
second for 25 degrees C. It is also observed that the rate of decay of the
forv^ard current also affects the turn-off time. The faster the rate of
decay, the greater is the amount of stored charge and the longer will be
the turn-off time.
T.5b Effect of Reverse Current.
The device will not exhibit its normal reverse blocking capability
Instantaneously because of hole storage within it. The magnitude and dura-
tion of the hole storage reverse current depends primarily on the type of
33
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Fig, 1-17 Effect of junction temperature" and forwardi




device and the circuit impedance. If no reverse current is allowed to
flow, turn-off time may be as long as 50 to 100 microseconds, but 5 amperes
of reverse current will reduce the turn-off time to a value of approximately
one tenth of that time. In order to prevent damage to the device, it is
also necessary not to exceed the maximum allowable peak reverse current rat-
ing specified by the manufacturer. The rate of rise of the reverse current
during turn-off is important since it affects the peak of reverse current
that will be attained and thus the time duration for reverse recovery. If
the rate of rise of reverse current is too slow, then the turn-off time will
be increased.
I. 5c Effect of Level of Reverse Voltage.
The magnitude of reverse voltage immediately prior to the reapplica-
tion of forward blocking voltage is also important. Increased reverse
voltage usually decreases turn-off time.
I.5d Effect of the Magnitude of Reapplied Forward Voltage.
When forward blocking voltage is applied to a SCR, the forward block-
ing capability of the device may be reduced as the rate of application of
the voltage is increased. Also the rate of application of reapplied for-
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The brief theory of the SCR device has been introduced in this chapter.
In this development, many of the details on solid state physics such as the
band energy theory, the Fermi-level and function theory, the wave particle
duality, the structure of the atoms and so on have been omitted.
This does not, however, affect much on the understanding of the SCR opera-
tion. A thorough investigation of the device requires a more tedious study
in solid state physics. The reader who is interested in a more detailed
theory, is referred to the materials listed in the reference chapter at
the end of this paper.
With many advantages over a thyratron, relays, magnetic amplifiers, vacu-
um tubes, power transistor and so on in many industrial, commercial,
and residential applications, the SCR has gained and will gain more of a
reputation for operating reliability, compactness, powerfulness and robust-
ness.
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CHAPTER TWO




The parallel inverter Is the most widely used type of circuit. It
requires additional circuit elements to reliably accomplish the commuta-
tion process. Its applications have been found In several areas such as
aircraft missiles and control Instrumentation, where power transistor push-
pull Inverters have efficiently replaced many of the mechanical methods of
converting d.c. battery supplies to higher voltage a.c. supplies.
The SCR used In these Inverter circuits acts In a manner similar to
the thyratron but It has two great advantages over the thyratron besides
Its higher current rating, size and weight reduction and robustness,
namely:
(1) The turn-off time of the SCR is much smaller than the
delonization time of the thyratron. This allows a greater frequency of
operation with higher efficiency. (12 /(.3 against up to 3,500/6^ ).
(2) The voltage drop In the forward direction of the SCR, is
also smaller than that of the thyratron ( IV against ic^). This gives a
more efficient method of inverting low d.c. voltages to very high voltages.
This chapter will concern with the analysis of the parallel Inverter
in square wave out-put operation for a pure resistance load.
11.
2
The Inverter Basic Circuit Operation.
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When SCRl is conducting, the capacitor ^o is charged positively on
the right hand end. Auto transformer action will produce a voltage of ap-
proximately 2E at the anode of SCR2 and across the capacitor. When the
next trigger pulse Is applied to the gate of SCR2, it will turn on and,
as the drop across the conducting SCR (SCR2) Is negligible, a voltage of
approximately 2E magnitude Is applied to the cathode of SCRl, which is the
fastest way to turn It off. The capacitor ^c and inductor Lpc will main-
tain a reverse bias across SCRl long enough for SCRl to recover to the block-
ing state. The next trigger pulse will occur at the gate of SCRl and cause
the circuit to revert to the original state. Thus the d.c. current flowing
from the supply voltage E alternately to the two halves of the primary of
the transformer and produce an a.c. voltage at the load,
II. 3 Circuit Analysis,
The following assumptions are made:
(1) The transformer is an ideal one with negligible magnetizing
current and negligible winding resistance and reactance.
(2) The inductance has negligible resistance.
(3) SCRl and SCR2 are ideal controlled rectifiers with zero
forward resistance when "on" and infinite resistance when "off",
(4) -ic Is a pure d.c, voltage.
(5) The load contains a pure resistance,
(6) The turn ratio between half winding of the primary and
secondary is equal to unity.
From Fig. II- 1 during the time In which SCRl Is conducting and SCR2










• y.*--7'f? V i-'-l'V .}}'- Ji' Hii-J-
'%•!,.
,< -r:;; •^v.,^, > ' '.,U /.,




V " ^ -^ ^
'^ i_ : -t ) - li.










L.;~ UE.e-1;- - t \^^vc-t.)^it
D'"'
(2-7)
Subtract (2-2) from (2-1)
(2-8)
(2-4) and (2-3) give
i. ~ xcz.
cit
(2-8) and (2-9) give
f r -Ac,
(2-7) and (2-10) give




As previously stated, there is at any time only one SCR conducting,
this enables us to draw the following equivalent circuit of the inverter.
(See Fig. 2-2).
From Fig. 2-2 we see that the load ^i_ is now transferred to the
oaprimary circuit where li r ^ (equal to one for the case where V)^ " >i.
h
)
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Fig. 2r2 Equivalent circuit orf-the inverter
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4l , :2 half number of turns of the primary winding.
The capacitor which was originally across the whole primary winding now
is across only half of the winding, so that its capacitance - --^'^^ (2-12)
The SCR is now represented as a switch. Now take the LaPlace trans-
form of equation (2-5)
C^ri) r f^C^^CS) (2-13)









Also ^/_*v / Is just equal to - ^nc as f^^ r ^po of the previous
half cycle which has an equal value but opposite sign of that of actual
half cycle. Thus
ejO^jr-^oc. (2-16)
Substitute equivalent values just found from (2-15) and (2-16) to
(2-14), we obtain:
'-^^c ^^c ^ (2-17)
From (2-13)
<-jO r -^— \(/J> '-\^z\ 4o(t^^ *^/_:: '^2^^f'V^6>'^)(2-18)
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Substitute this value Into (2-17)
ejous^c ^^
*^i ) =-^ .
i.c, F,, ^ hd?*' (2-19)
Now from (2-12),Cr/, c so that (2-19) becomes




. C f,, . iKl"^' (2-20)
or
For more convenience, use L - i-p^ and £^ r tj,^
^
thus
^Lr^) -- V" -^( -^ ^^^J "^^ (2-22)




'.) - A5L5 L
\ KA_L
















•?''^ S.) .i«.i':: o'8
!
••: :••
j>.-.. a^i: -.'•,• ' . J ?5 .
• ', '.O'.v^iU': ;V:i-. 'iv^f- ^raur :rs'fi
Now, as previously mentioned
-^tjc fo^) is the steady state value
of the previous half cycle, i.e., when SCR2 was conducting, thus from the
Fig. 2-2, we have
f>C'- "- i^ (2-26)
Substitute this value into (2-25), we obtain:
V^^ r —— ; ^2-27)
or
^ es £
The inverse LaPlace transform of the first part of (2-28) is:
where
^ = ^R JC^ (2-30)
"^^jrj (2-31)
_c^ (2-32)
now let 'c - ^C (2-33")













Thus ^\ V'-^^ - ^
Also 1^..^ 1 ^ ^L.
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The inverse LaPlace transform of the 2nd part of (2-28) is:
ihere uj^
,
'-^ and ^ are the same as for the first part, thus
-C
•^"^o .. / (?(:
(2-43)






Where again '^' and ^ are the same as for the two first parts, thus:
Qt
C / . (2-45)
Thus the total ^L^^^- ^^. <^^^ -^ ^L^<^^^ " '^z.^^'^J Is
z.(i)z El: -,r= &"^>^4f -^J]
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from (2-35), thus (2-49) becomes;
^w ^ ~ ——: (2-50)
Substitute this value of 4i^nS^ into (2-48), we obtain;
l/f: I T L.
Z^i)~-^^.
or ^^aJ:: ^ M t 6
^^"^
(^ ^ C-, ^~ -t ^ ^^. ^) j (2-52)
Equation (2-52) represents the variation of the load voltage which,
from Fig. II- 2, is at the same time the variation of the commutating volt
age during the half cycle.
The graph of Equation (2-52) is shown on Fig. II-3.
From figure II-3, we see that the load voltage has a steady state
value equal to E and an initial value of - E, it also has a transient
effect due to the sine and cosine terms with an exponential envelope due
to the ^ term.
Next we have to calculate the current flowing through the conducting
SCR during the half cycle, namely -c.p^ . We have from equation (2-7)
in taking its LaPlace transform:
V^W- r (,,. s / ^ --y- (2-53)
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Fig. 2-3 Variation of the cojimiutating voltage during the
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as pre-Where 6,cs) is gtven by (2-28) and l.^ f 0^> r
^
viously found.
Using these above values of e^^(^) and '^f,c(o^) we can write
(2-53) as follows:








where, as before ^
- 2R I C ^Z? {ul
and ''i - -^^ i<^^
-^
(2-58)
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and finally 'V^W)= I
The total
-ij^JV is thus: t^^t) z %,(t)t L^^^[t) -^ ^3^^^ ^ Sc 4 ^^^ ^S^-^'^^
o. v,b-!t
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From the identity ^''^ '^ - /^m,^ r ^ <}*w ( -^7 ^^ (
-jf )
we have Mvv6 -4vvi[8.V2j- ^'^^ \Un\^ C^- ^ i /^y^\a Av^
-^ j (2-65)
Now H<, = X\c^ (^^C?) _, ^ - k-' (-^^ ) (2-66)
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V>Substitute the above values of ^ ^^ and Ca4 Y?^ into (2-65),




Similarly /4/j»^ ( ^- "^itj - -^-^^C Ci>7 4-t^ -C^C. 4v>^ ^-(4 (2-70)
where %r W'i-.2Q)
,





and C(w^L4 r 04 (-^j - (iTi^ (2-72)
Using these expressions in equation (2-70), we obtain;
Mv (£-%) r 4vn,(, ^7
- - j ( /VvH. S - i (^ CtM £ ) (2-73)
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f 4^'n.t -2Q cw2j + -^ (2-74)
A3 1^4^'-^ ^ T^ thus (2-74) can be simplified as follows
-0. E
\^b- t^ j{uoi




V^^-^ ^ I ["' ^"^'^^ ^ (^"^^ ^ ^q)} (2-76)




The graph of Equation (2-77) is shown in Figure 2-4 ,
From the curve of Figure (2-4), we can see that for all value of
-r ^ "r- which gives Q a real value, the current flowing through the SCR
during the conduction has the form of a damped sine wave oscillation about
the reference level ti f- 0) - — ,
53

In order for the inverter to work properly, the SCR must fulfill
two main conditions, first it must be maintained in the conducting period
during the whole half-cycle and second, it must be turned off at the end
of the conducting half cycle.
II. 4 Condition for Maintaining Conduction.
From Figure 2-4, we can see that SCR can be turned off during the
switching transient period, i.e., when the -i^^ tt/ curve touches the
zero current axis. This can only happen when the first minimum of the
oscillation is so great that it touches the zero current axis.
r
Supposing this to occur, let us call ^tthe time at which iy^ii)z o
this time .1 is related by equation (2-77) and Figure 2-4 as follows:
t' 3/r
Substituting this value into Equation (2-77), we obtain;
vet) r J
^ E r ^(Q^^i) /-^^
Q e (2-80)
Thus L it) - O when -^^ ^t- 6
u^ ~^' ~q— <'-">
Equation (2-81) can be solved graphically by given Q different values
H and for U ^^^^^then solve for -rrz l,^
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Fig. 2-4 Variation of the current flowing through the
SCI? during conduction









Figure 2-5 is the graphical solution of (2-81) using c5 "^— - -—
as parameter.
From the graphical solution given we can see that the current
flowing through the SCR during conduction cannot be cut off when rr<C3.2.?
Tl
But when using equation (2-78), we neglected the slight effect of the
exponential decay on the position of the first minimum of the current curve«
Thus a value of "^ "^ 5.ZH given by reference llseems to be more accurate,
Now the condition to maintain the conduction during the half cycle can
be written as:
O.IS < tI ^ ^'^^ (2-82)
II. 5 Condition for Turn-Off.
Failure of turn off means short circuiting and damaging the inverter,
so the SCR must be maintained in the reverse biased portion long enough for
it to completely turn off.
From Figure 2-3, we can see that the time during which the commutating
voltage is negative is represented by ^ , now if we ignore the very slight
curvature of the first part of the voltage curve^ we can solve ^ by




t- ^ "''o (2-83)
and from Figure 2-3,
\--o-lC' <'•»*'
J n To
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Thus the SCR will turn off successfully if "^
'Tt (2-85)
where t^.£p is the turn off time of the specified SCR given by its data
sheet.
It is worth noting that by ignoring the curvature of the first part
of the curve in Figure 2-3, we have given more margin to the completion of
the turn off time which is a good approximation,
II. 6 Square Wave Operation.
If the switching transient has died out before the triggering occurs,
then the boundary conditions at the beginning and end of the half cycle
are matched. In this case the output voltage has a square wave form which
is the most efficient process as the loss during commutation is the smal-
lest.
As previously mentioned, inverter devices with high frequency of
operation are highly desirable because of a reduction in size and weight
of the transformer. The frequency is limited, however, by the condition
for the SCR to turn off successfully, i.e., by the condition satisfying
equation (2-85).
The retriggering can be effectively applied when the exponential has
decayed to less than 5% of its reference value, i.e., within 5% of the refer-
r F
ence voltage of L or the current level of ~
K
Thus from equations (2-52) and (2-77), (the exponential part given by
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which is the same as saying
(2-86)
where T : half cycle period and \(-^Z ^C'
,
or the maximum repetition rate
^t^viax ^® given by;
^'-c^it.„ ""iTFc <^-">
II<,7 Summary of the Analytical Results,
Rewrite equation (2-82)
O.i^ < ~ < ^'^^
This gives the desired mode of operation.
7"
When —^ ^ O . Z -^ the switching transient is heavily damped
and the output wave form has an exponential leading front which is un-
desirable. This also decreases the efficiency as we have more commutating
loss due to the heavy damping. At the same time the inverter lacks the
ability to adjust itself to abrupt changes of load because of the large
transient effect.
When rr- ^ j<-^H the current flows in pulses from the supply,
L
and hence the mode is inefficient and generally undesirable.
The square wave operation is the most efficient and desirable mode.
For the SCR usually used in inverter the turn off time is about 12 /t( ^
,
from equation (2-85) ~^
^r-^ ^"^ equation (2-86), T > G T^
or
1i





It should be noted that the higher the operation frequency^ the
lighter is the weight of the transformer and the higher will be the com-
mutation losSj so that a frequency between 500 and 2000 cycles per second
Is the most practical operating frequency for the square wave mode.
TI.8 Trigger Requirements.
Triggering circuits of various types can be used to give a steep wave
front applied alternately to the SCR gates. The duration of the gate signal
is such that it must be maintained until the load current through the SCR
exceeds tb hold-in value for the SCR. If the trigger signal is lost, one
of the SCE remains on and the current is limited only by the circuit and
supply resistance.
Transistor multivibrators, saturable reactorSj unijunction and other
transistor trigger generator circuit can be used as trigger circuit to drive
SCR inverters.
II. 9 Transformer Requirements.
The choice of the transformer is quite critical because of the satura-
tion of the transformer during starting. If the initial flux in the trans-
former is near its peak value and the circuit is started with the flux in-
creasing further, the transformer may saturate and prevent commutation of
the circuit at the next trigger pulse. This situation can be prevented by
using a larger transformer or by shortening the duration time of the first
half cycle of operation.
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A transformer having a toroidal, square loop magnetic core often
causes random starting difficulties because of the residual effect in the
core„ On the other hand the transformer with an air gap and operating at
lower flux density will give less starting difficulties.
It is considered to be safe to operate at only about one third of the
saturation flux density of the transformer core,
11.10 Conclusion.
This chapter has presented an analysis of the parallel inverter opera-
tion with pure resistance loado The analysis shows that there are three
modes of operation, two of which are undesirable^ because of reasons pre-
viously mentioned.
This analysis has used a similar approach to the one mentioned in the
bibliography.
By using the LaPlace transform, we simplified much of the analysis ,
The introduction of the SCR in the inverter circuit allowed us to
simplify the analysis in comparison with that of the thyratron given by
reference 11 of the bibliography.
In the thyratron circuit since the deionization time may be as much
as 3500 i(J> in comparison with the turn off time of the SCR of about lOLiS ,
the method used here becomes inadmissible, because far from being able to
ignore the curvature of the first part of the voltage wave form of Fig. 2-3,
the circuit needs to be built so that a sharp curvature can be produced in
order to turn off the thyratron successfully. Therefore a heavily damped




The analysis can be carried out by the extremely tedious method of
plotting the current and voltage wave forms according to various frequency
dependent inductance and capacitance parameters and then plotting the re-
quired commutating ratio (corresponding to i~r in cur case) against the
capacitance parameters while holding the inductance parameters fixed. This
would require too much time and work and is therefore of little value in
practical circuit design.




EXPERIMENTAL SET UP OF A PARALLEL INVERTER
lllol Experimental set up.
The circuit diagram of a parallel inverter is shown in Figure 3-1
where we can see two parts: the trigger and the inverter circuit itself.
ITIola Trigger circuit.
The trigger circuit is a two transistor free running^ multivibrator.
This multivibrator can give a square wave from a low impedance source^ which
on differentiation by the coupling capacitor SCR input impedance network
produces positive pi Ises of about 2 voltSj, 180° out of phase on the gates
of the SCR. The magnitude of the pulses depends on the value of the sup-
ply voltage, the frequency can be varied between about 100 cps to about
5,000 cps by changing the capacitors Cl and C2. (See Figure 3-2)
„
III. lb The inverter circuits
The inverter circuit is shown in Figure 3-3 with all data of the compon-
ents. The electrolytic capacitor across the supply enables it to accept
power as well as supply power. The series resistance following the electro-
lytic capacitor is used as a voltage divider. The transformer data is also
given at the bottom of Figure 3-3.
The choice of the ballast inductance, commutation capacitor and load
resistance is made in such a way as to satisfy the three modes of operation
T
c
given in Chapter II, namely, when 0.25 < — <( 3.24
L
Three different frequencies are used;
1 ' The highest one to give the beginning of the deformation of
the square wave output.
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2 - The normal frequency to give a fairly good square wave out-
put .
3 - The lowest frequency to give a square wave output, below that





Experimental results are showing by the enlarged photographs at the
end of this chaptero The values of the different components when changed are
noted at the bottom of each figure.
111.
3
Discussion of the results.
The experimental results checked fairly close with that of the anal-
ysis given in chaptei two. It is observed however^ that the lower limit of
T
equation 0.25 <C — <^3.24 have been used with no load condition. The device
L T
fails to work at value ( —— <( .25. The failure is believed to come
L
from the saturation of the transformer core. The higher limit was obtained
T
with -— —3.4, the result did show a large oscillation which is not, how-
ever, big enough to cause pulse delivery from the supply. In order to reach
the pulse delivery, we need to increase excessively the value of the re-
sistance and keep the commutation capacitor fixed. This results in a value
T
c
of —— much larger than 3.24.
L
The waveforms of the voltage across the SCR are observed to have more
oscillations than that of the output voltage, which is reasonable because




The experimental results are satisfactory. It is observed that the
choice of the commutation capacitor is more critical than that of the bal-
last inductance and lead resistance. With a capacicoi of 2 At^F or above,
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Ioperations are satisfactory for a large range of load resistance, including
no load, and of ballast inductance (from about 30 UK up to about 500 A/^) .
The CII SCR are well suited for inverter application up to a kilowatt power
output. The maximum frequency for square wave output is about 5,000 cps,


































R„ ^ 2.5 kJT- (kept fixed)
R R - 330 iT,
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€„ - 0.2 /(F for 3.85 KCS
C^, C^ - 1.2 /i(F for 540 cps
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Fig. ''-3 sTnverter CircuiC
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Fig. 3-5 Load voltage waveform at normal frequency.
Vertical scale 60V/
enlarged cm
Horizontal scale .5 millisecond/
enlarged cm
c = 2.08
Frequency = 540 cps
V. = 13 volts
input

Fig. 3-6 SCR's voltage waveform
Vertical scale = 15V/
enlarged cm
Other data are the same as for Fig. 3-5.

Fig. 3-7 SCR's current waveform
Vertical scale 3V/enlarged cm
Hortizontal scale .3 millisecond/enlarged cm
Other data are the same as for Fig. 3-5.

f'^
Fig, 3-8 Trigger voltage waveform
Vertical scale IV/enlcarged cm
Hortizontal scale 1 mill isecond/enlarged cm
V = 22.5 volts (See Fig. 3-2)
Frequency 540 cps

Fig. 3-9 Load voltage waveform at hL;;h fi-equency
Vertical scale 2nv/enlarge(i cm
llortizontal scale 100 sec/enlarged cm
T
c = 2.08
frequency = 3.85 KCS (See Fig. 3-2)
Vinput = 14.3 volts

Fig. 3-10 SCR's voltage waveform
Vertical scale = lOV/enlarged cm
Hoitizontal scale = 100 /xsec/ enlarged cm
Other data are the same as for Fig, 3-9

Fig. 3-11 SCR's current wave'' rm
Vertical scale = lOV/c.nlarged cm
HortLzoiital scale ~ lOOMjec,'enlarged cm
Other data are the same as for Fig. 3-9

Fig. 3-12 Trigger voltage waveform
Vertical scale = iV/enlarged cm
Hortizontal scale = 100 sec/enlarged cm
V = 22.5 volts (See Fig. 3-2)
Frequency = 3.85 KCS

Fig. 3-13 Load voltage waveform at low frequency
Vertical scale = 30V/enlarged cm
Hortizontal scale = .5 millisecond/enlarged cm
~ = 2.08
Frequency 295 cps
Vinput = 17. 5 volts

Fig. 3-14 SCR's voltage waveform
Data are the same as for Fig. 3-13

Fig. 3-15 SCR's current waveform
Vertical scale = IV/enlarged cm
All other data are the same as for Fig. 3-13

Fig. 3-16 Trigger voltage waveform
Vertical scale = IV/enlarged cm
Hortizontal scale = 1 millisecond/enlarged cm
Frequency = 295 cps

Fig. 3-17 Load voltage waveform at c = 3.4
T.
Vertical scale = 60V
enlarged cm
Hortizontal scale = 100 <(L«ec/enlarged era
/
Frequency =4.65 KCS
Vinput = 65 volts

Fig. 3-18 Load voltage at _£_ =
Vertical scale = 58V/enlarged cm
Hortizontal scale = 200 /csec/enlarged cm
Frequency = 555 cps
Vinput = 28 Volts
i
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